



## Design Rule Verification Report

**Date:** 11/12/2019  
**Time:** 4:00:35 PM  
**Elapsed Time:** 00:00:00  
**Filename:** [C:\Users\mmatusek\Documents\Altium Projects\ELEG 312\\_FP\Filter.PcbDoc](C:\Users\mmatusek\Documents\Altium Projects\ELEG 312_FP\Filter.PcbDoc)

**Warnings:** 0  
**Rule Violations:** 0  
**Waived Violations:** 24

## Summary

Warnings	Count
<b>Total</b>	<b>0</b>

Rule Violations	Count
<a href="#">Clearance Constraint (Gap=10mil) (All),(All)</a>	0
<a href="#">Short-Circuit Constraint (Allowed=No) (All),(All)</a>	0
<a href="#">Un-Routed Net Constraint ( (All) )</a>	0
<a href="#">Modified Polygon (Allow modified: No), (Allow shelved: No)</a>	0
<a href="#">Width Constraint (Min=10mil) (Max=52.323mil) (Preferred=10mil) (All)</a>	0
<a href="#">Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)</a>	0
<a href="#">Hole Size Constraint (Min=1mil) (Max=100mil) (All)</a>	0
<a href="#">Hole To Hole Clearance (Gap=10mil) (All),(All)</a>	0
<a href="#">Minimum Solder Mask Sliver (Gap=10mil) (All),(All)</a>	0
<a href="#">Silk To Solder Mask (Clearance=10mil) (IsPad),(All)</a>	0
<a href="#">Silk to Silk (Clearance=10mil) (All),(All)</a>	0
<a href="#">Net Antennae (Tolerance=0mil) (All)</a>	0
<a href="#">Room Filter (Bounding Region = (11713.739mil, 6581.063mil, 15191.929mil, 10381.416mil) (InComponentClass('Filter'))</a>	0

[Height Constraint \(Min=0mil\) \(Max=1000mil\) \(Preferred=500mil\) \(All\)](#) 0

**Total 0**

## Waived Violations

**Count**

[Minimum Solder Mask Sliver \(Gap=10mil\) \(All\),\(All\)](#) 3

[Silk To Solder Mask \(Clearance=10mil\) \(IsPad\),\(All\)](#) 19

[Height Constraint \(Min=0mil\) \(Max=1000mil\) \(Preferred=500mil\) \(All\)](#) 2

**Total 24**

## Rule Violations

### Waived Violations

#### Minimum Solder Mask Sliver (Gap=10mil) (All),(All)

[Minimum Solder Mask Sliver Constraint: \(9.718mil < 10mil\) Between Pad C10-1\(2160mil,1612.912mil\) on Top Layer And Pad C10-2\(2160mil,1670mil\) on Top Layer \[Top Solder\] Mask Sliver \[9.718mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:12:13 PM

[Minimum Solder Mask Sliver Constraint: \(9.718mil < 10mil\) Between Pad C7-1\(2270mil,498.544mil\) on Top Layer And Pad C7-2\(2270mil,441.456mil\) on Top Layer \[Top Solder\] Mask Sliver \[9.718mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:12:37 PM

[Minimum Solder Mask Sliver Constraint: \(9.718mil < 10mil\) Between Pad C8-1\(3150mil,2780mil\) on Top Layer And Pad C8-2\(3207.088mil,2780mil\) on Top Layer \[Top Solder\] Mask Sliver \[9.718mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:12:29 PM

---

[Back to top](#)

#### Silk To Solder Mask (Clearance=10mil) (IsPad),(All)

[Silk To Solder Mask Clearance Constraint: \(9.719mil < 10mil\) Between Pad C6-2\(1540mil,502.5mil\) on Multi-Layer And Text "C6" \(1510mil,540mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.719mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:14:31 PM

[Silk To Solder Mask Clearance Constraint: \(9.929mil < 10mil\) Between Pad S1-1\(200mil,2680mil\) on Multi-Layer And Track \(70.078mil,2744.96mil\)\(520.078mil,2744.96mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.929mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:18:18 PM

[Silk To Solder Mask Clearance Constraint: \(9.238mil < 10mil\) Between Pad S1-3\(200mil,2309.922mil\) on Multi-Layer And Track \(70.078mil,2244.96mil\)\(520.078mil,2244.96mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.238mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:15:22 PM

[Silk To Solder Mask Clearance Constraint: \(9.238mil < 10mil\) Between Pad S1-4\(390.158mil,2309.922mil\) on Multi-Layer And Track \(70.078mil,2244.96mil\)\(520.078mil,2244.96mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.238mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:15:28 PM

[Silk To Solder Mask Clearance Constraint: \(9.929mil < 10mil\) Between Pad S1-6\(390.158mil,2680mil\) on Multi-Layer And Track \(70.078mil,2744.96mil\)\(520.078mil,2744.96mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.929mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:14:48 PM

[Silk To Solder Mask Clearance Constraint: \(9.236mil < 10mil\) Between Pad S2-1\(1700mil,2564.96mil\) on Multi-Layer And Track \(1564.96mil,2500mil\)\(1835.04mil,2500mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.236mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:15:46 PM

[Silk To Solder Mask Clearance Constraint: \(9.929mil < 10mil\) Between Pad S2-3\(1700mil,2935.04mil\) on Multi-Layer And Track \(1564.96mil,3000mil\)\(1835.04mil,3000mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.929mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:06 PM

[Silk To Solder Mask Clearance Constraint: \(7.874mil < 10mil\) Between Pad VR1-1\(1020mil,1480mil\) on Multi-Layer And Track \(929.448mil,1519.37mil\)\(1305.434mil,1519.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[7.874mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:16 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR1-2\(1118.426mil,1480mil\) on Multi-Layer And Track \(929.448mil,1519.37mil\)\(1305.434mil,1519.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:23 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR1-3\(1216.85mil,1480mil\) on Multi-Layer And Track \(929.448mil,1519.37mil\)\(1305.434mil,1519.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:28 PM

[Silk To Solder Mask Clearance Constraint: \(7.874mil < 10mil\) Between Pad VR2-1\(240.001mil,1480mil\) on Multi-Layer And Track \(149.449mil,1519.37mil\)\(525.433mil,1519.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[7.874mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:38 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR2-2\(338.425mil,1480mil\) on Multi-Layer And Track \(149.449mil,1519.37mil\)\(525.433mil,1519.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:44 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR2-3\(436.851mil,1480mil\) on Multi-Layer And Track \(149.449mil,1519.37mil\)\(525.433mil,1519.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:49 PM

[Silk To Solder Mask Clearance Constraint: \(7.874mil < 10mil\) Between Pad VR3-1\(1020mil,2280mil\) on Multi-Layer And Track \(929.448mil,2319.37mil\)\(1305.434mil,2319.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[7.874mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:16:58 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR3-2\(1118.426mil,2280mil\) on Multi-Layer And Track \(929.448mil,2319.37mil\)\(1305.434mil,2319.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:17:02 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR3-3\(1216.85mil,2280mil\) on Multi-Layer And Track \(929.448mil,2319.37mil\)\(1305.434mil,2319.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:17:06 PM

[Silk To Solder Mask Clearance Constraint: \(7.874mil < 10mil\) Between Pad VR4-1\(600mil,3280mil\) on Multi-Layer And Track \(509.449mil,3319.37mil\)\(885.433mil,3319.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[7.874mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:17:20 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR4-2\(698.425mil,3280mil\) on Multi-Layer And Track \(509.449mil,3319.37mil\)\(885.433mil,3319.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:17:16 PM

[Silk To Solder Mask Clearance Constraint: \(9.78mil < 10mil\) Between Pad VR4-3\(796.85mil,3280mil\) on Multi-Layer And Track \(509.449mil,3319.37mil\)\(885.433mil,3319.37mil\) on Top Overlay \[Top Overlay\] to \[Top Solder\] clearance \[9.78mil\]](#)

Waived by Matthew Matusek at 11/7/2019 4:17:12 PM

---

[Back to top](#)

### **Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All)**

[Height Constraint: DIP Component S1-DPDT Switch \(200mil,2680mil\) on Top Layer Actual Height = 1019.291mil](#)

Waived by Matthew Matusek at 11/7/2019 4:03:40 PM

[Height Constraint: Small Component S2-SPDT Switch \(1700mil,2750mil\) on Top Layer Actual Height = 1102.362mil](#)

Waived by Matthew Matusek at 11/7/2019 4:03:47 PM

---

[Back to top](#)